Epicareer Might not Working Properly
Learn More

Engineer - Industrial Engineering, Tactical Lab Hardware

  • Full Time, onsite
  • Micron Semiconductor Asia Operations Pte. Ltd.
  • Islandwide, Singapore
$ 5,000 - $ 6,000 / month

Checking job availability...

Original
Simplified

This is a fantastic opportunity to drive success for the High Bandwidth Memory - Product and Systems Engineering (HIG PSE) Organization within the Industrial Engineering team. As a Senior Engineer – HIG PSE IE Tactical Lab Hardware, you will play a crucial role in our success by conducting and supporting Engineering Lab activities. You will be responsible for engineering tools, tester, and equipment support activities, acting as a bridge between HIG Product & Systems Engineers and the Global Engineering Lab (GEL) team. Your role will involve supporting various PSE’s DOE equipment setup, performing first-level data integrity checks and analysis, and ensuring lab equipment is properly maintained and calibrated.

Key Responsibilities:

  • Support engineering debug setup, including environment and equipment, loading/landing DUT into load-board/system or micro probe pads based on GDS layout.
  • Interact with Product and Systems Engineers during the product development cycle or DOE for HVM for quality/yield purposes.
  • Follow PSE instructions and operate equipment such as Logic Analyzers and Oscilloscopes, and participate in interactive / Zoom “live” debug sessions with other engineers.
  • Perform basic data extraction to support first-pass data analysis and analytics.
  • Conduct gross functional validation on bench analysis to check for fail modes.
  • Perform first-pass hardware debug and log issues, following up with Engineering Lab Teams to resolve them.
  • Understand Flash, FPGA, and micro-controller operations, and download firmware/micro-code for compliance checks.
  • Apply judgment in interpreting results and conducting quantitative analysis.
  • Use effective communication, documentation, and problem-solving skills, and work in a team environment interfacing with external vendors/suppliers.
  • Prioritize team success, remove barriers, and drive accountability.
  • Adopt and perpetuate Enterprise and Growth Mindset
  • Empower fellow team members and promote teamwork.
  • Align internal strategies with PSE and corporate strategic objectives.
  • Promote partnerships across functional areas and customer groups.
  • Identify and promptly report hazards.
  • Follow safety procedures and area work rules, including proper PPE, lockout, and chemical safety.
  • Operate equipment and tools within manufacturers’ and company guidelines.

Key Requirements:

  • Bachelor’s Degree in Electrical or Mechanical Engineering
  • Good knowledge or understanding of hardware/PCB design/debug
  • Strong communication and problem-solving skills in cross-functional setups.
  • Demonstrated ability to be goal-oriented and make decisions in complex situations.
  • Strong sense of responsibility and accountability towards assigned role with professional work ethic.
  • Dedicated and highly motivated with a flexible approach towards adapting to different roles in a dynamic working environment.

This is a fantastic opportunity to drive success for the High Bandwidth Memory - Product and Systems Engineering (HIG PSE) Organization within the Industrial Engineering team. As a Senior Engineer – HIG PSE IE Tactical Lab Hardware, you will play a crucial role in our success by conducting and supporting Engineering Lab activities. You will be responsible for engineering tools, tester, and equipment support activities, acting as a bridge between HIG Product & Systems Engineers and the Global Engineering Lab (GEL) team. Your role will involve supporting various PSE’s DOE equipment setup, performing first-level data integrity checks and analysis, and ensuring lab equipment is properly maintained and calibrated.

Key Responsibilities:

  • Support engineering debug setup, including environment and equipment, loading/landing DUT into load-board/system or micro probe pads based on GDS layout.
  • Interact with Product and Systems Engineers during the product development cycle or DOE for HVM for quality/yield purposes.
  • Follow PSE instructions and operate equipment such as Logic Analyzers and Oscilloscopes, and participate in interactive / Zoom “live” debug sessions with other engineers.
  • Perform basic data extraction to support first-pass data analysis and analytics.
  • Conduct gross functional validation on bench analysis to check for fail modes.
  • Perform first-pass hardware debug and log issues, following up with Engineering Lab Teams to resolve them.
  • Understand Flash, FPGA, and micro-controller operations, and download firmware/micro-code for compliance checks.
  • Apply judgment in interpreting results and conducting quantitative analysis.
  • Use effective communication, documentation, and problem-solving skills, and work in a team environment interfacing with external vendors/suppliers.
  • Prioritize team success, remove barriers, and drive accountability.
  • Adopt and perpetuate Enterprise and Growth Mindset
  • Empower fellow team members and promote teamwork.
  • Align internal strategies with PSE and corporate strategic objectives.
  • Promote partnerships across functional areas and customer groups.
  • Identify and promptly report hazards.
  • Follow safety procedures and area work rules, including proper PPE, lockout, and chemical safety.
  • Operate equipment and tools within manufacturers’ and company guidelines.

Key Requirements:

  • Bachelor’s Degree in Electrical or Mechanical Engineering
  • Good knowledge or understanding of hardware/PCB design/debug
  • Strong communication and problem-solving skills in cross-functional setups.
  • Demonstrated ability to be goal-oriented and make decisions in complex situations.
  • Strong sense of responsibility and accountability towards assigned role with professional work ethic.
  • Dedicated and highly motivated with a flexible approach towards adapting to different roles in a dynamic working environment.