Back-End IC Engineer
Salary undisclosed
Checking job availability...
Original
Simplified
Vacancies : 4Salary : 8000-20000Job Description (Responsibilities)Headquarter in Singapore, WATT AI PTE LTD (www.wattai.tech) is an innovative high-tech company co-founded by hardware and software experts working on next-gen AI processors (ASICs) and models and GPU cloud from Silicon Valley. It is committed to developing high-performance AI chips and computing clusters that support ultra-large-scale AI model training. Create a complete software and hardware integration solution, provide global customers with AI innovation technology solutions with capabilities to produce and evolve, and accelerate the process of AI implementation and industrialization. We are looking to grow our team with the most intelligent people of the world. Together, we can really make a change: IC Architects (3-4 full-time headcounts) directly reporting to co-founder & CTO As a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor- planning, partitioning, placement, clock tree synthesis, route and physical verification. Responsibilities 1. Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies. 2. Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows. 3. Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO. 4. Build automation flows wherever needed/adapt to existing flows for re-use. Key Qualifications 1. A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred. 2. A deep understanding of backend digital design flow. 3. Proficient in timing constraints, physical constraints. 4. Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level. 5. Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, Redhawk Preferred Qualifications 1. Proficiency in scripting languages (e.g., Tcl, Perl)Job scopeAs a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor-planning, partitioning, placement, clock tree synthesis, route and physical verification.Responsibilities1.Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies.2.Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows.3.Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO.4.Build automation flows wherever needed/adapt to existing flows for re-use.Key Qualifications1.A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred.2.A deep understanding of backend digital design flow.3.Proficient in timing constraints, physical constraints.4.Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level.5.Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, RedhawkPreferred Qualifications1.Proficiency in scripting languages (e.g., Tcl, Perl)Job RequirementHeadquarter in Singapore, WATT AI PTE LTD (www.wattai.tech) is an innovative high-tech company co-founded by hardware and software experts working on next-gen AI processors (ASICs) and models and GPU cloud from Silicon Valley. It is committed to developing high-performance AI chips and computing clusters that support ultra-large-scale AI model training. Create a complete software and hardware integration solution, provide global customers with AI innovation technology solutions with capabilities to produce and evolve, and accelerate the process of AI implementation and industrialization. We are looking to grow our team with the most intelligent people of the world. Together, we can really make a change: IC Architects (3-4 full-time headcounts) directly reporting to co-founder & CTO As a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor- planning, partitioning, placement, clock tree synthesis, route and physical verification. Responsibilities 1. Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies. 2. Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows. 3. Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO. 4. Build automation flows wherever needed/adapt to existing flows for re-use. Key Qualifications 1. A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred. 2. A deep understanding of backend digital design flow. 3. Proficient in timing constraints, physical constraints. 4. Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level. 5. Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, Redhawk Preferred Qualifications 1. Proficiency in scripting languages (e.g., Tcl, Perl)Job scopeAs a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor-planning, partitioning, placement, clock tree synthesis, route and physical verification.Responsibilities1.Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies.2.Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows.3.Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO.4.Build automation flows wherever needed/adapt to existing flows for re-use.Key Qualifications1.A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred.2.A deep understanding of backend digital design flow.3.Proficient in timing constraints, physical constraints.4.Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level.5.Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, RedhawkPreferred Qualifications1.Proficiency in scripting languages (e.g., Tcl, Perl)Company Details ** For those interested and qualified candidates, please contact the contact person directly.WATT AI PTE. LTD. 1 Fusionopolis Place #03-20 Galaxis West Lobby SingaporeContact Person : Luo XiaoBrady
Contact Number : 98695451
Contact Email : [email protected]
Company Website : WWW.WATTAI.TECH
Vacancies : 4Salary : 8000-20000Job Description (Responsibilities)Headquarter in Singapore, WATT AI PTE LTD (www.wattai.tech) is an innovative high-tech company co-founded by hardware and software experts working on next-gen AI processors (ASICs) and models and GPU cloud from Silicon Valley. It is committed to developing high-performance AI chips and computing clusters that support ultra-large-scale AI model training. Create a complete software and hardware integration solution, provide global customers with AI innovation technology solutions with capabilities to produce and evolve, and accelerate the process of AI implementation and industrialization. We are looking to grow our team with the most intelligent people of the world. Together, we can really make a change: IC Architects (3-4 full-time headcounts) directly reporting to co-founder & CTO As a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor- planning, partitioning, placement, clock tree synthesis, route and physical verification. Responsibilities 1. Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies. 2. Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows. 3. Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO. 4. Build automation flows wherever needed/adapt to existing flows for re-use. Key Qualifications 1. A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred. 2. A deep understanding of backend digital design flow. 3. Proficient in timing constraints, physical constraints. 4. Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level. 5. Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, Redhawk Preferred Qualifications 1. Proficiency in scripting languages (e.g., Tcl, Perl)Job scopeAs a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor-planning, partitioning, placement, clock tree synthesis, route and physical verification.Responsibilities1.Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies.2.Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows.3.Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO.4.Build automation flows wherever needed/adapt to existing flows for re-use.Key Qualifications1.A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred.2.A deep understanding of backend digital design flow.3.Proficient in timing constraints, physical constraints.4.Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level.5.Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, RedhawkPreferred Qualifications1.Proficiency in scripting languages (e.g., Tcl, Perl)Job RequirementHeadquarter in Singapore, WATT AI PTE LTD (www.wattai.tech) is an innovative high-tech company co-founded by hardware and software experts working on next-gen AI processors (ASICs) and models and GPU cloud from Silicon Valley. It is committed to developing high-performance AI chips and computing clusters that support ultra-large-scale AI model training. Create a complete software and hardware integration solution, provide global customers with AI innovation technology solutions with capabilities to produce and evolve, and accelerate the process of AI implementation and industrialization. We are looking to grow our team with the most intelligent people of the world. Together, we can really make a change: IC Architects (3-4 full-time headcounts) directly reporting to co-founder & CTO As a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor- planning, partitioning, placement, clock tree synthesis, route and physical verification. Responsibilities 1. Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies. 2. Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows. 3. Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO. 4. Build automation flows wherever needed/adapt to existing flows for re-use. Key Qualifications 1. A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred. 2. A deep understanding of backend digital design flow. 3. Proficient in timing constraints, physical constraints. 4. Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level. 5. Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, Redhawk Preferred Qualifications 1. Proficiency in scripting languages (e.g., Tcl, Perl)Job scopeAs a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor-planning, partitioning, placement, clock tree synthesis, route and physical verification.Responsibilities1.Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies.2.Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows.3.Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO.4.Build automation flows wherever needed/adapt to existing flows for re-use.Key Qualifications1.A Master's Degree in EE, CS, Math, Physics or related subjects, PhD preferred.2.A deep understanding of backend digital design flow.3.Proficient in timing constraints, physical constraints.4.Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level.5.Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, RedhawkPreferred Qualifications1.Proficiency in scripting languages (e.g., Tcl, Perl)Company Details ** For those interested and qualified candidates, please contact the contact person directly.WATT AI PTE. LTD. 1 Fusionopolis Place #03-20 Galaxis West Lobby SingaporeContact Person : Luo XiaoBrady
Contact Number : 98695451
Contact Email : [email protected]
Company Website : WWW.WATTAI.TECH