Epicareer Might not Working Properly
Learn More

Senior/Staff ISP RTL Design Engineer

  • Full Time, onsite
  • OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD.
  • West, Singapore
$ 7,000 - $ 14,000 / month


Original
Simplified

Responsibilities

  • Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
  • Define ISP HW Architecture based on product features and performance requirements, also with gate count and power estimation
  • Verify Logic at ISP level and Digital System level
  • Optimize Design for less gate count and low power consumption
  • Drive ISP Design activities in close collaboration with ISP Algorithm Team

Requirements

  • Minimum MSEE, or BSEE, or equivalent, plus 3+ years of Digital Design and verification related experience
  • Experience / knowledge in CMOS Image Sensor and Image Signal Processing (ISP)
  • Experience / knowledge in System C/C++, System Verilog, and Catapult HLS tool.
  • Strong debugging and problem-solving skills
  • Good communication and interpersonal skills
  • Result oriented and embrace change behaviours
Similar Jobs

1d ago

Full Time, onsite, onsite

Salary undisclosed

1d ago

Senior Creator
Coco Creative Studio Private Limited

Full Time, onsite, onsite

Salary undisclosed